

	Abbreviation	Description		Abbreviation	Description
A	A0–A15	Address I/O	D	DGCK	Data Latch Clock Input
	AC	All Clear		DGIN	Digital Memory Data Input
	ACKDTREQ	Used for Two Way Communication		DIPSW0–5	Dip Switch 0–5
	ADC0–7	AD Chroma 0–7		DM	Digital Memory
	ADCLK	AD Clock		DMA	Direct Memory Access
	A/DB-Y	A/D Conv. B-Y		D MA0–8	Digital Memory Address
	A/DR-Y	A/D Conv. R-Y		DMCAS	Digital Memory Column Address Strobe
	A/DY	A/D Conv. Y		DMWE	Digital Memory Write Enable
	AVDD	Analog Power Source		DMOE	Digital Memory Output Enable
	AVSS	Analog GND		DRWB	DSP Read/Write Input
	ADY0–7	AD Y 0–7		DS	Output Data Select L
B	B	Blue		DSP	Digital Signal Processor
	BEO	Print (H)		DTAVAIL	Used for Two way Communication
	BFP	Burst Flag Pulse		DVDD	Digital Power Source
	BGP POSI	Burst Gate Pulse Position		DVSS	Digital GND
	BGP WIDTH	Burst Gate Pulse Width	E	ERR LED	Error LED
	BLNK	Letter Back Ground Output		EXO-EXRM	External Input L at External Memory
	B PEAK	Video Black Peak	F	F270	System Clock 27MHz
	BUS INH	Bus Release Signal		FAN MOTOR ON H	FAN MOTOR ON: H
C	CAS	Column Address Strobe		FAN 0, 1	Fan Motor Drive 0, 1
	CAS 0S, 1S, 2S, 3S	Cassette Detection 0S, 1S, 2S, 3S		FAN–V	Fan Motor Power Source
	CASL	Cassette Detection L		FB	Feed Back
	CASI/MODB	Cassette In Detection/Mode Sensor B		FB CAP	Feed Back Capacity
	CG-SYNC	Character Generator Sync		F DFL, FD/FL	Field: H/Frame: L
	C-IN	Chroma Input		FIL 0–1	Filter Control 0, 1
	CLK RGB	DA Clock RGB		FNM	Fan Motor ON H
	COMP	Comparator		FSC	Sub Carrier Frequency
D	C OUT	Chroma Output	G	FSC 180 OUT	Sub Carrier 180° Output
	CPS	Composite Signal		F SEL	ODD Field/EVEN Field Select
	CRTSW, CRTSW1	Ink Cassette Detection (EX 1st H/Non L)		G	Output Enable Input
	CRT/PHLD	Ink Cassette, Paper Switch		GMA 0–8	Video Memory Address
	CS	Chip Select		GMD 10–27	Video Memory Data
D	CS	Input Current Soft Start Capacity		GMCAS	Video Memory Column Address Strobe
	C-SYNC	Component Sync		GMDEN	Video Memory Output Enable
	CT	Oscillation Time Constant		GMRAS	Video Memory Row Address Strobe
	D0–D7	Data Output		GMS CK	Print Counter Clock
	DO0–7	Microprocessor Data Bus 0–7		GMWEN	Video Memory Write Enable
	DAB0–7	Digital Bule 0–7	H	HDM 0, HDM 1	Head Motor Drive Pulse
	DAR0–7	Digital Red 0–7		HDP	H Drive Pulse
	DAY0–7	Digital Y 0–7		HEAD A, B	Head Motor Position Detection
	D/A B-Y	DA Conv. B-Y		HSIN, O	H Sync In, Out
	D/A R-Y	DA Conv. R-Y		HSKO	Serial Clock Output
	D/A Y	DA Conv. Y		HOR	Horizontal Sync
	DA CLK	Digital Conv. Clock		HOSTCLK	Data Clock
	DB1–8	Digital Blue 1–8		H SEL	HD Select Write: H/Read: L
	DR1–8	Digital Red 1–8			
	DG1–8	Digital Y 1–8			
	DCA	Decoder Input A			
	DCB	Decoder Input B			
	DCSB	DSP CP Select Input			
	DEW	Dew Condensation Detection H			
	DGO	Thermal Head Enable Output			